

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 915 561 A1

B6

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
12.05.1999 Bulletin 1999/19

(51) Int. Cl.⁶: H03D 7/16, H03D 7/14

(21) Application number: 98308271.0

(22) Date of filing: 12.10.1998

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:
• Souetlnov, Viatcheslav Igor
Swindon, Wiltshire SN2 3QG (GB)
• Graham, Stephen Peter
Swindon, Wiltshire SN1 4BY (GB)

(30) Priority: 07.11.1997 GB 9723486

(74) Representative:
Blatchford, William Michael et al
Withers & Rogers,
Goldings House,
2 Hays Lane
London SE1 2HW (GB)

(71) Applicant:
Mitel Semiconductor Limited
Swindon, Wiltshire SN2 2QW (GB)

(54) Image reject mixer circuit arrangements

(57) An image reject mixer arrangement 1 comprises a transconductor 2, first and second mixer cores 3 and 4, first and second phase shifters 5 and 6 and a summer or combiner 7. The mixer arrangement 1 receives a single-ended RF voltage signal on a terminal 8, a differential local oscillator signal on I-LO terminals indicated at 9 and a 90° phase shifted differential local oscillator signal on Q-LO terminals 10, and provides differential IF output signals on output terminals 11. From the output of the transconductor 2 to the output of the combiner 7, the image reject mixer arrangement 1 carries signals in what can be described as a "current mode", i.e. it is the current, not the voltage, which conveys the desired signal. In this current mode, it is advantageous to provide each active circuit block with a high output impedance and a low input impedance wherever possible. This is achieved by the cascode connection of the transistors of the transconductor 2 with the transistors of the mixer cores 3 and 4; and the cascode connection of the transistors of the mixer cores 3 and 4 with the transistors of the combiner 7. This is advantageous in providing improved noise performance, linearity and current consumption in comparison with cascade connected mixer arrangement circuit blocks.




Fig.1.

EP 0 915 561 A1

Description

[0001] The present invention relates to image reject mixer circuit arrangements and in particular, although not exclusively, to image reject mixer circuit arrangements suitable for integrated circuit implementation in radio receivers for radio telephones.

[0002] Image reject mixers are preferred to conventional mixers for use in miniaturised radio receiver applications because image reject filters required by the conventional mixers tend to be both bulky and expensive. However, known image reject mixers have tended to demand significant current levels, in comparison with conventional mixers, because of the larger number of circuit blocks involved, which are generally connected in cascade. This is undesirable in battery powered radio equipment in that their use provides unwanted drain on the battery's charge, of particular significance in radiotelephones where battery replacement or re-charging frequency is desired to be low. UK Patent Application numbers 9724435.4 and 9700485.7 disclose the cascode connection of certain image reject mixer arrangement circuit blocks to reduce overall current consumption.

[0003] In accordance with a first aspect of the present invention, there is provided an image reject mixer circuit arrangement comprising input means to receive an input signal and to provide on each of first and second paths differential current signals derived from the input signal, the first and second paths each including a current mode mixer core arranged to mix the differential current signals with respective ones of In-phase and Quadrature local oscillator signals, and at least one of the first and second paths including phase shifter means to introduce a phase shift of the signal in the respective path compared to a signal in the opposite path and current mode combiner means arranged to combine the signals from the first and second paths to provide an output signal.

[0004] Each of said first and second paths may include a phase shifter circuit.

[0005] Preferably, transistors forming part of the transconductor means are connected in cascode with transistors forming part of the quadrature mixer means. Further, transistors forming part of the quadrature mixer means are preferably connected in cascode with transistors forming part of the combiner means.

[0006] Said input means may comprise a low voltage headroom transconductor having differential inputs and a relatively low gain and a high gain pre-amplifier arranged to receive an or the single-ended input signal and to provide amplified and phase-split signals therefrom to the differential inputs of the transconductor means.

[0007] In accordance with a second aspect of the present invention, an image reject mixer circuit arrangement comprises transconductor means, quadrature mixer means, phase shifter means and combiner

means connected in series across a voltage supply, the transconductor means providing first and second current signals on first and second paths respectively, each of the first and second current signals being representative of an input signal, to respective ones of an in-phase and a quadrature mixer core means forming said quadrature mixer means, the mixer core means providing current signals on their respective path via the phase shifter means to the combiner means which sums the current signals to provide an output signal.

[0008] Where the transconductor means comprises a low voltage headroom transconductor having differential inputs and a relatively low gain, the arrangement may further comprise a high gain pre-amplifier arranged to receive an or the single-ended input signal and to provide amplified and phase-split signals therefrom to the different inputs of the transconductor means.

[0009] Preferably, any such image reject mixer arrangement is implemented as an integrated circuit, which may be the radioreceiver IC of a radiotelephone.

[0010] An embodiment of the present invention will now be described with reference to the accompanying drawings, of which:

Figure 1 shows a image reject mixer arrangement in accordance with the present invention; and Figures 2 to 9 show circuits which may form part of the Figure 1 image reject mixer arrangement.

[0011] Referring firstly to Figure 1, the image reject mixer arrangement 1 comprises a transconductor 2, first and second mixer cores 3 and 4, first and second phase shifters 5 and 6 and a summer or combiner 7. The mixer arrangement 1 receives a single-ended RF voltage signal on a terminal 8, a differential local oscillator signal on I-LO terminals indicated at 9 and a 90° phase shifted differential local oscillator signal on Q-LO terminals 10, and provides differential IF output signals on output terminals 11.

[0012] The transconductor 2 is arranged to provide first and second differential current signals representative of the RF voltage signal received at the input terminal 18 to respective ones of the mixer cores 3 and 4. It is desirable to provide the transconductor 2 with a high output impedance, as this has a positive effect on the linearity characteristics and the noise figure of the image reject mixer arrangement 1.

[0013] Figure 2 shows a differential transconductance amplifier stage 12 which may constitute the transconductor 2. In this transconductor, the base electrode of a first transistor 13a of an emitter-coupled pair 13 is AC grounded by a capacitor 14. An RF input signal, received at an input terminal 18, is AC coupled to the base electrode of the second transistor 13b of the pair 13 by a capacitor 15. Differential current signals are provided on output terminals 16, 17 representative of the voltage of a signal received on the input terminal 18.

[0014] Figure 3 shows a transconductor 19 which may

alternatively constitute the transconductor 2. This transconductor 19 is the subject of UK Patent Application No. 9700487.3, from which application further details should be sought. The transconductor 19 is considered to be capable of superior linearity and noise properties to the transconductor 12 although it requires more voltage headroom than the transconductor 12 of Figure 2 because it has two transistors in the main signal path.

[0015] Although the image reject mixer arrangement 1 of Figure 1 is shown and stated to possess a single-ended input, the accommodation of a differential input signal requires modification only of the transconductor 2. Example transconductors 20, 31 suitable for this purpose are shown in respective ones of Figures 4 and 5.

[0016] Referring to Figure 4, a common emitter transconductor 20 suitable for constituting the transconductor 2 is shown comprising a pair of biased transistors 21, 22 emitter grounded by respective ones of inductors 23 and 24. Differential input signals received at respective ones of input terminals 25 and 26 are AC coupled to the base electrode of their respective transistor 21, 22 by respective ones of capacitors 27, 28. Differential current signals are provided at output terminals 29, 30 representative of the voltage of the input signal.

[0017] Figure 5 shows a differential stage transconductor 31 also suitable for constituting the transconductor 2 comprising the same general configuration as the transconductor 20 of Figure 4, from which reference numerals have been reused for like elements, and inductors 32, 33 and 34. Here, the inductors 32 and 33 could be implemented by the parasitic properties of the packaging and/or bond wires of a integrated circuit on which the mixer arrangement 1 may be realised, although the inductor 34 is preferably a external, discrete component.

[0018] To implement any of the transconductors 12, 19, 20 and 31 as the transconductor 2 of Figure 1, two such transconductors would usually be connected in parallel, with the input terminals of opposite transconductors commonly connected to receive the input signal. The transconductor 19 of Figure 3 may alternatively be connected as shown in aforementioned UK Patent Application number 9700485.7, having a single amplification transistor and a pair of phase splitters.

[0019] Each of the transconductors 12, 19, 20 and 31 described above has the collector impedance of an npn transistor as its output impedance. This contributes to the linearity of the mixer arrangement 1.

[0020] From the output of the transconductor 2 to the output of the combiner 7, the image reject mixer arrangement 1 carries signals in what can be described as a "current mode", i.e. it is the current, not the voltage, which conveys the desired signal. In this current mode, it is seen to be advantageous to provide each active circuit block with a high output impedance and a low input impedance wherever possible. The mixer cores 3 and 4 therefore are preferably implemented each as a Gilbert

cell mixer core, such as the one shown in Figure 6.

[0021] Referring to Figure 6, the mixer core 35 comprises four mixer transistors 36-39, input terminals 40, 41, output terminals 42, 43, and local oscillator input terminals 44, 45. These terminals 44, 45 correspond either to the I-LO terminals 9 or to the Q-LO terminals 10 of Figure 1. The input impedance of this mixer core 35 is low because it is defined by the emitter impedances of the transistors 36-39. Also, the output impedance is high because it is defined by the collector impedances of the transistors 36-39. The operation of the Gilbert cell mixer core will be understood by the skilled person although it should be noted that, because the emitters of the transistors 36-39 are cascode connected with the transistors of the transconductor 2, its use has a positive effect on the linearity characteristics and the overall noise figure of the mixer arrangement 1.

[0022] The phase shifters 5 and 6 of Figure 1 are required to provide a relative phase shift of 90° between the output signals provided by their respective mixer core 3 and 4. This is achieved by selecting the phase shifter 5, associated with the mixer core 3 having an In-phase local oscillator signal applied thereto, to generate a +45° phase shift and selecting the phase shifter 6, associated with the mixer core 4 having a Quadrature local oscillator signal applied thereto, to generate a -45° phase shift. A phase shifter 46 suitable for these purposes is shown in Figure 7.

[0023] Referring to Figure 7, the phase shifter 46 comprises first and second resistors 47 and 48 connected respectively between an input terminal 49 and an output terminal 50 and an input terminal 51 and an output terminal 52; and first and second capacitors 53 and 54 connected oppositely to the resistors 47, 48 across those terminals 49-52. This phase shifter 46, although operating in a current mode, is essentially the same as those phase shifters which are used in conventional, voltage mode, cascade image reject mixer arrangements.

[0024] Referring now to Figure 8, a combiner 55 suitable for use as the combiner 7 of Figure 1 is shown comprising first to fourth biased transistors 56-59 having their emitter electrodes arranged to receive current signals provided by the phase shifters 5, 6 on input terminals 60-63, and to provide a differential output current signal on output terminals 64 and 65. The operation of the combiner 55 and the phase shifter 46 of Figure 7 is discussed in the aforementioned UK Patent Application No. 9724435.4. An alternative combiner 66 is shown in Figure 9.

[0025] Referring now to Figure 9, the combiner 66 comprises first and second biased transistors 67 and 68, and like input and output terminals to the combiner 55 of Figure 8, from which reference numerals have been re-used for such terminals. This combiner 66 possesses a lower input impedance than the combiner 55 because current summation is made at the input (emitters) of the cascode connected transistors 67, 68. Sup-

pression of image frequency signals is enhanced also because the DC current levels in each of the transistors 67, 68 is greater than the current levels obtained in the transistors 56-59 of the combiner 55.

[0026] With each of the above described combiners, unwanted image frequency signals are suppressed by summing the antiphase signals provided by the phase shifters 5 and 6. To this effect, the input terminals 60 and 61 are connected to the differential output terminals of the phase shifter 5 and the input terminals 62 and 63 are connected to the output terminals of the phase shifter 6. To effect a voltage signal from the output terminals 64 and 65, faithful to the differential current signal provided thereat, load resistors or inductors (not shown) will usually be connected between respective ones of these terminals 64, 65 and supply voltage.

[0027] The cascode connection of the transistors of the mixer cores 3 and 4 with the transistors of the combiner 7 which can be achieved by use of the present invention is advantageous in providing improved noise performance and linearity in comparison with cascade connected mixer arrangement circuit blocks, and reduced current consumption.

[0028] Although the embodiments have been described using first and second 45° phase shifters 5 and 6 connected to the outputs of respective ones of the mixer cores 3 and 4, it will be appreciated that the invention could be implemented instead with a phase shifter having a 90° phase shift connected to receive the output signals of one of the mixer cores 3, 4, whilst the output of the other mixer core 3, 4 is connected to an input of the combiner 7 by a non-phase shifting circuit or connection. The use of two separate phase shifters is preferred when the image reject mixer arrangement is to be implemented as an integrated circuit because such an arrangement is more tolerant to process variations than in the case where a single phase shifter is used.

[0029] To provide an image reject mixer arrangement which has the advantages of the Figure 3 transconductor 19, with regard to noise properties and linearity characteristics, but does not have the voltage headroom requirements thereof, it is advantageous to use the transconductor 19 as a pre-amplifier stage. In this case, inductors or resistors (not shown) may be connected to the output terminals of the transconductor 19, to induce voltage signals thereat, and the differential voltage signals provided thereby can be used as the input signals of, for example, the common emitter transconductor 20 of Figure 4. In this case, the transconductor pre-amplifier 19 can be arranged to provide high, substantially noiseless gain and the common emitter transconductor 20, which is driven by differential input signals, is able to provide low noise output signals of a required amplitude reproduced with high linearity at a DC voltage in the region of 0.5 to 0.8 Volts. Current consumption in this case, although slightly increased, will remain relatively low.

[0030] An image reject mixer arrangement has been

simulated using a pre-amplifier stage based on the transconductor 19 of Figure 3 provided with resonant loads, the transconductor 20 of Figure 4, the Gilbert cell mixer cores 35 and the phase shifters 46 of Figures 6 and 7 respectively, and the combiner 66 of Figure 9 connected as shown at 1 in Figure 1. The output terminals 11 were connected to a 2.7 Volts supply voltage by choke inductors and a 400 Ω resistor was connected between those terminals 11 in place of an IF filter which would usually be connected thereto. The mixer arrangement 1 was optimised for a 1000 MHz RF input signal and a 200 MHz IF output signal, and was simulated using a software RF simulator. The circuit arrangement displayed a gain of 21.3 dB and a noise figure of only 2.6 dB, good linearity characteristics (with an input-referred third order interception point of -13 dBm and an input-referred 1 dB compression point of -21 dBm), 50 dB image rejection and current consumption of 17 mA.

Claims

1. An image reject mixer circuit arrangement comprising input means to receive an input signal and to provide on each of first and second paths differential current signals derived from the input signal, the first and second paths each including a current mode mixer core arranged to mix the differential current signals with respective ones of In-phase and Quadrature local oscillator signals, and at least one of the first and second paths including phase shifter means to introduce a phase shift of the signal in the respective path compared to a signal in the opposite path, and current mode combiner means arranged to combine the signals from the first and second paths to provide an output signal.
2. An image reject mixer circuit arrangement in accordance with Claim 1 in which each of said first and second paths includes a phase shifter circuit.
3. An image reject mixer circuit arrangement in accordance with Claim 1 or Claim 2 in which transistors forming part of the transconductor means are connected in cascode with transistors forming part of the quadrature mixer means.
4. An image reject mixer circuit arrangement in accordance with any of Claims 1 to 3 in which transistors forming part of the quadrature mixer means are connected in cascode with transistors forming part of the combiner means.
5. An image reject mixer circuit arrangement in accordance with any of Claims 1 to 4 in which said input means comprises a low voltage headroom transconductor having differential inputs and a relatively low gain and a high gain pre-amplifier arranged to receive an or the single-ended input

signal and to provide amplified and phase-split signals therefrom to the differential inputs of the transconductor.

6. An image reject mixer circuit arrangement comprising transconductor means, quadrature mixer means, phase shifter means and combiner means connected in series across a voltage supply, the transconductor means providing first and second current signals on first and second paths respectively, each of the first and second current signals being representative of an input signal, to respective ones of an in-phase and a quadrature mixer core means forming said quadrature mixer means, the mixer core means providing current signals on their respective path via the phase shifter means to the combiner means which sums the current signals to provide an output signal. 5
10
7. An image reject mixer circuit arrangement in accordance with Claim 6 in which each of the first and second paths includes a phase shifter circuit. 20
8. An image reject mixer circuit arrangement in accordance with Claim 6 or Claim 7 in which transistors forming part of the transconductor means are connected in cascode with transistors forming part of the quadrature mixer means. 25
9. An image reject mixer arrangement in accordance with any of Claims 6 to 8 in which transistors forming part of the quadrature mixer means are connected in cascode with transistors forming part of the combiner means. 30
35
10. An image reject mixer circuit arrangement in accordance with any of Claims 6 to 9 in which the transconductor means comprises a low voltage headroom transconductor having differential inputs and a relatively low gain, the arrangement further comprising a high gain pre-amplifier arranged to receive a single-ended input signal and to provide amplified and phase-split signals dependent thereon to the differential inputs of the transconductor means. 40
45
11. An image reject mixer circuit arrangement in accordance with any preceding Claim implemented as an integrated circuit. 50
12. A radio receiver having a image reject mixer circuit arrangement in accordance with any preceding claim.
13. A radiotelephone having a radio receiver in accordance with Claim 12. 55




Fig.1.




Fig.2.




Fig.3.




Fig.4.




Fig.5.




Fig.6.




Fig.7.




Fig.8.




Fig.9.



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 30 8271

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	EP 0 779 704 A (MATRA COMMUNICATION) 18 June 1997	1-3, 6-8, 11-13	H03D7/16 H03D7/14
Y	* column 1, line 26 - column 2, line 43; figures 1, 2 *	5, 10	
A	---	4, 9	
Y	US 5 140 198 A (ATHERLY DON H ET AL) 18 August 1992	5, 10	
A	* column 3, line 1 - column 4, line 45; figures 2, 3 *	1-4, 6-9, 11-13	
A	GB 2 247 797 A (STC PLC) 11 March 1992 * the whole document *	1-13	
A	DE 44 25 336 C (SIEMENS AG) 7 September 1995 * column 2, line 10 - column 3, line 63; figure 2 *	1-13	
A	GB 2 078 038 A (GEN ELECTRIC CO LTD) 23 December 1981 * page 1, line 75-106; figure 1 *	1-13	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H03D
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 8 February 1999	Examiner Zwicker, T
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 30 8271

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

08-02-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0779704 A	18-06-1997	FR 2742620 A	20-06-1997
		CA 2192039 A	16-06-1997
US 5140198 A	18-08-1992	AU 6147090 A	08-04-1991
		CA 2065283 A	01-03-1991
		DE 69028541 D	17-10-1996
		DE 69028541 T	06-02-1997
		EP 0489749 A	17-06-1992
		ES 2094158 T	16-01-1997
		JP 5505069 T	29-07-1993
		WO 9103882 A	21-03-1991
GB 2247797 A	11-03-1992	NONE	
DE 4425336 C	07-09-1995	EP 0697765 A	21-02-1996
GB 2078038 A	23-12-1981	NONE	

This Page Blank (uspto)